## WHAT IS CLAIMED IS:

- 1. Apparatus for deterring failure of a computing system;
- 2 said apparatus comprising:
- an exclusively hardware network of components, having
- substantially no software;
- terminals of the network for connection to such system;
- 6 and
  - fabrication-preprogrammed hardware circuits of the net-
- $\it s$  work for guarding such system from failure.
- 2. The apparatus of claim 1, particularly for use with such
- 2 system that is substantially exclusively made up of substan-
- 3 tially commercial, off-the-shelf components; and wherein:
- at least one of the network terminals is connected to
- 5 receive at least one error signal generated by such system in
- 6 event of incipient failure of such system; and
- at least one of the network terminals is connected to
- g provide at least one recovery signal to such system upon re-
- g ceipt of the error signal.

- 3. The apparatus of claim 2, wherein:
- 2 the circuits comprise portions fabrication-preprogrammed
- 3 to evaluate the at least one error signal to establish charac-
- 4 teristics of the at least one recovery signal.
- 4. The apparatus of claim 1, further comprising:
- such computing system.
- 5. The apparatus of claim 1, wherein:
- the circuits comprise portions for identifying failure of
- 3 any of the circuits and correcting for the identified failure.
- 6. The apparatus of claim 1, particularly for use with a
- 2 computing system that has at least one software subsystem for
- 3 conferring resistance to failure of the system; and wherein:
- 4 the circuits comprise substantially no portion that in-
- 5 terferes with such failure-resistance software subsystem.

- 7. The apparatus of claim 1, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- 4 has at least one hardware subsystem for generating a response
- of the system to failure; and wherein:
- the circuits comprise portions for reacting to said response of such hardware subsystem.
- 8. The apparatus of claim 1, particularly for use with a computing system that has plural generally parallel computing channels; and wherein:
- the circuits comprise portions for comparing computational results from such parallel channels.
- 9. The apparatus of claim 8, wherein:
- the parallel channels of the computing system are of di-
- yerse design or origin.

- 10. The apparatus of claim 1, particularly for use with a
  2 computing system that has plural processors; and wherein:
  3 the circuits comprise portions for identifying failure of
  4 any of such processors and correcting for identified failure.
- 1 11. The apparatus of claim 1, wherein:
  2 the circuits comprise modules for collecting and respond3 ing to data received from at least one of the terminals, said
  4 modules comprising:
- at least three data-collecting and -responding modules, and
- processing sections for conferring among the modules
  to determine whether any of the modules has
  failed.

ē

ı

1. 1.0 1.1 1.1 1.1 1.1 1.1

- 1 12. The apparatus of claim 1, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- 4 has at least one subsystem for generating a response of the
- system to failure, and that also has at least one subsystem
- for receiving recovery commands; and wherein:
- the circuits comprise portions for interposing analysis
- 8 and a corrective reaction between the response-generating sub-
- 9 system and the command-receiving subsystem.
- 13. Apparatus for deterring failure of a computing system;
- 2 said apparatus comprising:
- a network of components having terminals for connection
- 4 to such system; and
- 5 circuits of the network for operating programs to guard
- 6 such system from failure;
- the circuits comprising portions for identifying failure
- 8 of any of the circuits and correcting for the identified
- 9 failure.

- 2 the program-operating portions comprise a section that
- 3 corrects for the identified failure by taking a failed circuit
- 4 out of operation.
- 1 15. The apparatus of claim 14, wherein:
- the program-operating portions comprise a section that
- 3 substitutes and powers up a spare circuit for a circuit taken
- 4 out of operation.

io In

۱D

(<u>]</u>

1.11 1.11 1.11

- 1 16. The apparatus of claim 13, further comprising:
- such computing system.
- 1 17. The apparatus of claim 13, wherein:
- the program-operating portions comprise at least three of
- 3 the circuits; and
- failure is identified at least in part by majority vote
- 5 among the at least three circuits.

- 18. The apparatus of claim 13, particularly for use with a
- 2 computing system that has at least one software subsystem for
- 3 conferring resistance to failure of the system; and wherein:
- the circuits comprise substantially no portion that in-
- terferes with such failure-resistance software subsystem.
- 1 19. The apparatus of claim 13, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- has at least one hardware subsystem for generating a response
- of the system to failure; and wherein:
- 6 the circuits comprise portions for reacting to said re-
- 7 sponse of such hardware subsystem.
  - 20. The apparatus of claim 13, particularly for use with a
  - 2 computing system that has plural generally parallel computing
  - 3 channels; and wherein:
  - the circuits comprise portions for comparing computatio-
  - nal results from such parallel channels.

i ci si si ci

El el El

. 11

1	21. The apparatus of claim 20, wherein:
2	the parallel channels of the computing system are of di-
3	verse design or origin.
1	22. The apparatus of claim 13, particularly for use with a
2	computing system that has plural processors; and wherein:
3	the circuits comprise portions for identifying failure of
4	any of such processors and correcting for identified failure.
1	23. The apparatus of claim 13, wherein:
2	the circuits comprise modules for collecting and respond-
3	ing to data received from at least one of the terminals, said
4	modules comprising:
5	
6	at least three data-collecting and -responding mod-
7	ules, and
8	
9	processing sections for conferring among the modules
10	to determine whether any of the modules has

failed.

- 24. The apparatus of claim 13, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- 4 has at least one subsystem for generating a response of the
- 5 system to failure, and that also has at least one subsystem
- for receiving recovery commands; and wherein:
- 7 the circuits comprise portions for interposing analysis
- s and a corrective reaction between the response-generating sub-
- system and the command-receiving subsystem.
- 25. Apparatus for deterring failure of a computing system
- that has at least one software subsystem for conferring resis-
- 3 tance to failure of the system; said apparatus comprising:
- a network of components having terminals for connection
- 5 to such system; and
- 6 circuits of the network for operating programs to guard
- y such system from failure;
- 8 the circuits comprising substantially no portion that in-
- 9 terferes with such failure-resistance software subsystem.

- 26. The apparatus of claim 25, further comprising:
- such computing system, including such at least one soft-
- 3 ware subsystem.
- 27. The apparatus of claim 25, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- has at least one hardware subsystem for generating a response
  - of the system to failure; and wherein:
- the circuits comprise portions for reacting to said re-
- 5 sponse of such hardware subsystem.

- 28. The apparatus of claim 25, particularly for use with a
- 2 computing system that has plural generally parallel computing
- 3 channels; and wherein:
- 4 the circuits comprise portions for comparing computatio-
- 5 nal results from such parallel channels.
- 29. The apparatus of claim 28, wherein:
- the parallel channels of the computing system are of di-
- yerse design or origin.
- 30. The apparatus of claim 25, particularly for use with a
- computing system that has plural processors; and wherein:
- 3 the circuits comprise portions for identifying failure of
- any of such processors and correcting for identified failure.

31. The apparatus of claim 25, wherein:

2 the circuits comprise modules for collecting and respond-

3 ing to data received from at least one of the terminals, said

4 modules comprising:

5

at least three data-collecting and -responding mod-

7 **ules, and** 

8

processing sections for conferring among the modules

to determine whether any of the modules has

failed.

- 32. The apparatus of claim 25, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- has at least one subsystem for generating a response of the
- 5 system to failure, and that also has at least one subsystem
- 6 for receiving recovery commands; and wherein:
- 7 the circuits comprise portions for interposing analysis
- 8 and a corrective reaction between the response-generating sub-
- system and the command-receiving subsystem.

**!**=

- 33. Apparatus for deterring failure of a computing system
- 2 that is substantially exclusively made of substantially com-
- mercial, off-the-shelf components and that has at least one
- 4 hardware subsystem for generating a response of the system to
- 5 failure; said apparatus comprising:
- a network of components having terminals for connection to such system; and
- such system from failure;
- the circuits comprising portions for reacting to said response of such hardware subsystem.
  - 34. The apparatus of claim 33, wherein:
  - the reacting portions comprise sections for evaluating
  - 3 the hardware-subsystem response to establish characteristics
  - of at least one recovery signal.

- 1 35. The apparatus of claim 34, wherein:
- the reacting portions comprise sections for applying the
- 3 at least one recovery signal to such system.
- 36. The apparatus of claim 33, further comprising:
- such computing system, including such hardware subsystem.
- 37. The apparatus of claim 33, particularly for use with a
- 2 computing system that has plural generally parallel computing
- 3 channels; and wherein:

Q

in G

E. F. C.

- 4 the circuits comprise portions for comparing computatio-
- 5 nal results from such parallel channels.
- 38. The apparatus of claim 37, wherein:
- the parallel channels of the computing system are of di-
- yerse design or origin.

- 39. The apparatus of claim 33, particularly for use with a computing system that has plural processors; and wherein:
- the circuits comprise portions for identifying failure of any of such processors and correcting for identified failure.
- 40. The apparatus of claim 33, wherein:

ŧΩ

- the circuits comprise modules for collecting and responding to data received from at least one of the terminals, said
  modules comprising:
- at least three data-collecting and -responding mod
  ules, and
- processing sections for conferring among the modules
  to determine whether any of the modules has
  failed.

- 1 41. The apparatus of claim 33, particularly for use with a
- 2 computing system that is substantially exclusively made of
- 3 substantially commercial, off-the-shelf components and that
- 4 has at least one subsystem for generating a response of the
- 5 system to failure, and that also has at least one subsystem
- 6 for receiving recovery commands; and wherein:
- 7 the circuits comprise portions for interposing analysis
- 8 and a corrective reaction between the response-generating sub-
- 9 system and the command-receiving subsystem.
- 1 42. Apparatus for deterring failure of a computing system
- 2 that is distinct from the apparatus and that has plural gen-
- 3 erally parallel computing channels; said apparatus comprising:
- a network of components having terminals for connection
- to such system; and
- 6 circuits of the network for operating programs to guard
- 7 such system from failure;
- 8 the circuits comprising portions for comparing computa-
- 9 tional results from such parallel channels.

- 1 43. The apparatus of claim 42, wherein:
- 2 the parallel channels of the computing system are of di-
- yerse design or origin.
- 1 44. The apparatus of claim 42, wherein:
- the comparing portions comprise at least one section for
- 3 analyzing discrepancies between the results from such parallel
- 4 channels.
- 1 45. The apparatus of claim 44, wherein:
- 2 the comparing portions further comprise at least one
- 3 section for imposing corrective action on such system in view
- 4 of the analyzed discrepancies.
- 1 46. The apparatus of claim 45, wherein:
- the at least one discrepancy-analyzing section uses a
- 3 majority voting criterion for resolving discrepancies.

- 47. The apparatus of claim 42, further comprising:
- 2 such computing system.
- 1 48. The apparatus of claim 47, wherein:
- 2 the parallel channels of the computing system are of di-
- yerse design or origin.
- 49. The apparatus of claim 48, wherein:
- the comparing portions comprise circuitry for performing
- 3 an algorithm to validate a match that is inexact.
- 50. The apparatus of claim 49, wherein:
- 2 the algorithm-performing circuitry employs a degree of
- inexactness suited to a type of computation under comparison.

- 51. The apparatus of claim 49, wherein:
- the algorithm-performing circuitry performs an algorithm
- 3 that selects a degree of inexactness based on type of computa-
- 4 tion under comparison.

١Ū

- 52. The apparatus of claim 42, particularly for use with a computing system that has plural processors; and wherein:
  - the circuits comprise portions for identifying failure of any of such processors and correcting for identified failure.

1 <b>53</b>	The	apparatus	of	claim	42,	wherein:
-------------	-----	-----------	----	-------	-----	----------

the circuits comprise modules for collecting and responding to data received from at least one of the terminals, said
modules comprising:

5

at least three data-collecting and -responding modules, and

8

processing sections for conferring among the modules to determine whether any of the modules has failed.

11

- 54. The apparatus of claim 42, particularly for use with a computing system that is substantially exclusively made of substantially commercial, off-the-shelf components and that has at least one subsystem for generating a response of the system to failure, and that also has at least one subsystem
- the circuits comprise portions for interposing analysis
  and a corrective reaction between the response-generating subsystem and the command-receiving subsystem.

for receiving recovery commands; and wherein:

- 55. Apparatus for deterring failure of a computing system
- 2 that has plural processors; said apparatus comprising:
- a network of components having terminals for connection
- 4 to such system; and
- circuits of the network for operating programs to guard
- 6 such system from failure;
- 7 the circuits comprising portions for identifying failure
- 8 of any of such processors and correcting for identified
- 9 failure.
- 56. The apparatus of claim 55, wherein:
- the identifying portions comprise a section that corrects
- 3 for the identified failure by taking a failed processor out of
- 4 operation.

- 57. The apparatus of claim 56, wherein:
- the section comprises parts for taking a processor out of
- g operation only in case of signals indicating that the proces-
- 4 sor has failed permanently.
- 58. The apparatus of claim 55, wherein:
- the identifying portions comprise a section that substi-
- tutes and powers up a spare circuit for a processor taken out
- 4 of operation.

PRESENTA CENTAL

- 59. The apparatus of claim 55, further comprising:
- such computing system.

the circuits comprise modules for collecting and respond-2 ing to data received from at least one of the terminals, said modules comprising: 6 at least three data-collecting and -responding modules, and 7 I Ø processing sections for conferring among the modules ħ ١Û to determine whether any of the modules has 10 I failed. M 

The apparatus of claim 55, wherein:

computing system that is substantially exclusively made of substantially commercial, off-the-shelf components and that has at least one subsystem for generating a response of the system to failure, and that also has at least one subsystem

The apparatus of claim 55, particularly for use with a

- for receiving recovery commands; and wherein:
- the circuits comprise portions for interposing analysis

  and a corrective reaction between the response-generating sub
  system and the command-receiving subsystem.

- 62. Apparatus for deterring failure of a computing system; said apparatus comprising: a network of components having terminals for connection 3 to such system; and circuits of the network for operating programs to guard such system from failure; ŧŪ Ħ the circuits comprising modules for collecting and re-ΙŽ įħ sponding to data received from at least one of the terminals, ١Û IN said modules comprising: ١Ō [] 10 n 11 at least three data-collecting and -responding mod-D 12 ules, and 13 14 processing sections for conferring among the modules 15 to determine whether any of the modules has failed. 16
  - 63. The apparatus of claim 62, further comprising:

    such computing system.

64. The apparatus of claim 62, particularly for use with a computing system that is substantially exclusively made of substantially commercial, off-the-shelf components and that has at least one subsystem for generating a response of the system to failure, and that also has at least one subsystem for receiving recovery commands; and wherein:

the circuits comprise portions for interposing analysis and a corrective reaction between the response-generating subsystem and the command-receiving subsystem.

- Apparatus for deterring failure of a computing system that is substantially exclusively made of substantially com-
- mercial, off-the-shelf components and that has at least one
- subsystem for generating a response of the system to failure,
- and that also has at least one subsystem for receiving recov-5
- ery commands; said apparatus comprising: 6
- a network of components having terminals for connection 7 to such system between the response-generating subsystem and
- the recovery-command-receiving subsystem; and
- circuits of the network for operating programs to guard 10 such system from failure; 11
- the circuits comprising portions for interposing analysis and a corrective reaction between the response-generating sub-13 system and the command-receiving subsystem. ± 14
  - The apparatus of claim 62, further comprising:
  - such computing system. 2

ıQ

١Ô

I ıΩ

# # C.